nav[aria-label="Primary Navigation"] { padding: 0; & ul { list-style: none; width: 100%; display: flex; flex-direction: row; justify-content: start; align-items: start; gap: 30px; padding: 0; & li { margin: 0; } & ul li { list-style: none; } } }

Child Item

A Cyclic Hardware Encoder using an FPGA

daveirl

This post has been deleted.

Find more posts tagged with

Quick Links

Comments

adunniade

The link is not working did you delete the post

D-Generate

Old school resurrection of a thread! I would be shocked if the same project is been given in UCC's EE2006 module after a whopping 8 years.

Anyway, my report from that module is here http://dl.dropbox.com/u/57868310/Reports/digi.docx. I received a first for that report in 06/07 although not sure how since the language used in it is shocking.

Enjoy.

adunniade

Thanx. Its not a project just a simple class assignment. Not this complicated

Knifey Spoony

D-Generate wrote: »

Old school resurrection of a thread! I would be shocked if the same project is been given in UCC's EE2006 module after a whopping 8 years.

Anyway, my report from that module is here http://dl.dropbox.com/u/57868310/Reports/digi.docx. I received a first for that report in 06/07 although not sure how since the language used in it is shocking.

Enjoy.

It was still going up until last year, but varied between the CRC encoder and a linear block code decoder. I did the block code one myself two years ago.

The modules has been scraped for the new Elec Eng course though, in second year anyway, but won't be surprised if it did make a reappearance in third year.